ABSTRACT In this paper, a compact passive equalizer for differential transmission channel is designed in TSV-based three-dimensional integrated circuits (3-D ICs). The compact size of the equalizer is achieved by a square shunt metal line. Three simplified odd-mode half circuit models are proposed for groundsignal-signal-ground (G-S-S-G) type TSVs, differential on-interposer interconnects, and differential channels, respectively. Those simplified models merely consist of frequency-independent elements and can accurately predict the differential insertion losses up to 20 GHz. Moreover, the electrical parameters of the proposed serial resistance-inductance (RL) type equalizers are derived from the system transfer functions and optimized by virtue of the time-domain inter-symbol interference cancellation technique. Further, the geometrical parameters of the RL equalizers are calculated by using a genetic algorithm based multi-objective optimization method. Finally, the performance of the designed RL equalizer is validated by both frequency-and time-domain simulations for 20 Gb/s high-speed differential signaling.
I. INTRODUCTION
Through-silicon via (TSV) based three-dimensional integrated circuits (3-D ICs), which can realize high-density packaging and heterogeneous integration, have attracted intense interests in recent years [1] , [2] . TSV interposer is developed to satisfy the system bandwidth requirements in high-speed applications. It can reduce the length of chip-tochip interconnect and increase the number of input/output (I/O) connections [3] . In particular, the differential oninterposer interconnects can effectively improve channel bandwidth due to its immunity to common-mode noise and good electromagnetic interference performance [4] - [10] .
However, as the operating frequency increases, the inherent frequency-dependent loss of the silicon substrate limits the high-speed data transmission and results in degradation of the channel bandwidth [10] . These signal integrity problems lead to the occurrence of inter-symbol interference (ISI) and the degraded quality of eye diagram. More importantly, the ISI of the channels is hardly relieved by differential signaling. Hence, unavoidable bandwidth degradation of the differential channels would be caused as the data rate rises [4] .
To date, several types of passive equalizers have been developed to counteract the bandwidth problems as well as overcome the limitations of the active equalizers. In [12] , an ohmic contact based passive equalizer was proposed to reduce the ISI of TSV interconnects using an intentional direct current (DC) attenuation method. Based on the body contact effect, an equalizer was developed in [13] , and it can alleviate the crosstalk and distortion of TSV interconnects by closing the effective virtual ground plate of TSV capacitance. However, both of these two equalizers have low adjustability for channel loss compensation due to the limitation of TSV design. A wideband on-interposer equalizer was designed and measured for 30-Gb/s serial data transmission in [3] . It is innovative and valid but has a relatively large size and cannot be applied to the differential channels. A compact on-interposer equalizer for high-speed differential signaling was developed and verified experimentally in [4] . However, the design process is quite time-consuming in practical applications, as the parasitic inductance of equalizer needs to be extracted by 3-D full-wave electromagnetic simulation (e.g., ANSYS Q3D) rather than an analytic method. From the fast design perspective, the equalizer design theories in [14] for single-ended channels and in [15] for differential channels were developed. The design theories of resistance-capacitance (RC) type equalizer are based on a simplified circuit model. But the metal-insulator-metal capacitor of such equalizer requires significant process support and is area-consuming [16] . Therefore, a compact passive equalizer with a complete design method for high-speed differential channels is highly desirable.
This paper proposes a systematic design method of a compact passive equalizer for differential channels in TSV-based 3-D ICs. The resistance-inductance (RL) type equalizer is chosen since it can be realized by a relatively simple manufacturing process and satisfies the compact size requirement by using the square coil-shaped shunt metal line [17] . The electrical parameters of the RL equalizer are primarily deduced by the system transfer function based on a simplified odd-mode half circuit model. And the overcompensation effects for some possible circumstances are eliminated by the time-domain ISI cancellation technique [18] . To meet the real application requirement, the physical structure of proposed RL equalizer is designed, and the geometrical parameters are calculated by using a genetic algorithm based multi-objective optimization method. The whole design procedure of the equalizer is based on a set of closed-form equations, with the transfer function obtained by circuit model rather than 3-D full-wave electromagnetic simulation.
The rest of this paper is organized as follow. In Section II, the equivalent circuit models of the differential channels are presented, and the derived simplified odd-model half-circuit models are validated up to 20 GHz by comparing with 3-D full-wave electromagnetic simulator (e.g., ANSYS HFSS). Based on the circuit model, a complete passive equalizer design method, which consists of system transfer function deduction, time-domain ISI cancellation technique, physical structure and geometry parameters establishment, is proposed in section IV. Finally, some conclusions are drawn in Section V.
II. EQUIVALENT CIRCUIT MODEL
The schematic diagram of a differential transmission structure is depicted in Fig. 1 , with the definitions and default values of the geometrical parameters listed in Table 1 . This structure contains a set of Ground-Signal-Signal-Ground (GSSG) type TSVs and an array of differential on-interposer interconnects. The GSSG type TSVs are buried in the silicon substrate and surrounded by the dielectric layers (usually SiO 2 ) for DC isolation. The differential on-interposer interconnects are connected with the GSSG type TSVs for differential signaling transmission in horizontal direction. In addition, the inter-metal-dielectric (IMD) layer is caught between the on-interposer interconnects and the silicon substrate for separating them as well as for DC isolation. In this paper, the depletion regions surrounding the TSV dielectric layers are not taken into account as the silicon substrate is assumed as unbiased [1] . The silicon permittivity ε Si 11.9ε 0 (where ε 0 is the permittivity of vacuum) and the default value of silicon conductivity σ Si is 10 S/m.
The equivalent circuit models for the GSSG type TSVs and the on-interposer interconnects are primarily presented in subsections II-A and II-B, respectively. Then, the simplified odd-mode half circuit models, which merely consist of frequency-independent elements, are developed and verified against the HFSS simulation results. The equivalent circuit model of the whole differential channel is developed by combining the simplified models proposed in subsections II-A and II-B.
A. EQUIVALENT CIRCUIT MODEL OF GSSG TYPE TSVs Fig. 2(a) shows the equivalent circuit model of the GSSG type TSVs, in which the RLCG parameters can be extracted analytically. According to the conductance-frequency chart [19] , the wave propagation on GSSG type TSVs is in the VOLUME 6, 2018 slow-wave mode and the quasi-TEM dielectric mode. Therefore, the magnetic field of TSVs is not affected by the lossy silicon substrate (i.e., the eddy current effect can be ignored [20] ). For an isolated TSV, the internal impedance can be calculated as
where σ Cu is the conductivity of copper, I 0 (·) and I 1 (·) are the modified Bessel functions of order zero and one, respectively, and h TSV (= h sub + h IMD ) is the TSV height. The external inductance can be extracted using the multiconductor transmission line (MTL) method [21] , [22] . Without loss of generality, the leftmost TSV is herein assumed as the reference (#0-TSV), and the other TSVs are presented as #1 to #3-TSV counted from left to right side. The self-loop inductance of #i-TSV can be obtained as [19] 
The mutual-loop inductance between #i-TSV and #j-TSV can be given by
where p i0 (i = 1, 2, and 3) represents the pitch between #i-TSV and #0-TSV, and p ij (i, j = 1, 2, and 3, and i = j) is the pitch between #i-TSV and #j-TSV.
The oxide capacitance C ox of TSVs can be calculated as [23] :
where ε ox (= 3.9ε 0 ) is the permittivity of the SiO 2 layer and d ox (= d TSV + 2t ox ) is the outer diameter of SiO 2 layers. It is worth noting that the height used here is h sub rather than h TSV , because only a part of TSV (with a height of h sub ) is surrounded by the dielectric layer (see Fig. 1 ).
The silicon capacitance and conductance between the outer edges of the SiO 2 layers can be calculated by using the same method as the calculation of the capacitance matrix of ribbon cables [19] , [24] . By replacing d TSV with d ox in (2) and (3) 
Furthermore, an odd-mode half circuit model of the GSSG type TSVs is derived from the circuit model in Fig. 2(a) by inserting a perfect electric conductor plane at the symmetric plane of the differential TSV pair [24] - [26] . Using the same method proposed in [14] and [15] , the simplified odd-mode half circuit model of the GSSG type TSVs, which merely consists of three frequency independent elements, is realized as shown in Fig. 2(b) . Herein, the characteristic impedance Z odd equals to 50 . The simplified silicon capacitance C Si,TSV and silicon conductance G Si,TSV are formed by the shunt of silicon admittances: Fig. 3 shows the differential insertion loss obtained by the simplified model and the HFSS simulation with various geometric parameters: oxide thickness t ox , TSV diameter d TSV , silicon conductivity σ Si , and TSV height h TSV . It is evident that these results agree well with each other, implying the proposed simplified circuit model can accurately predict the transmission coefficients of GSSG type TSVs up to 20 GHz. Moreover, there are three factors that have major impacts on the differential insertion loss. 1) Oxide capacitance C ox : it can be observed in Fig. 3(a) that the differential insertion loss reduces as the t ox increases. That is caused by a smaller C ox that shows an inverse correlation with t ox according to (4). 2) Silicon capacitance C Si : with a constant p of adjacent TSVs, the separation between the outer edges of any two TSVs decreases with the enlarging d TSV , thereby leading to a larger C Si and an increased differential insertion loss, as shown in Fig. 3 (b). 3) Silicon conductance G Si : it is evident that a larger G Si , which is directly proportional to σ Si , can cause more differential insertion loss as shown in Fig. 3(c) . Moreover, the increased h TSV can augment all three factors mentioned above thereby leading to an increased differential insertion loss as shown in Fig. 3(d) . The differential insertion loss has a negative correlation with t ox whereas keeps positive correlations with d TSV , σ Si , and h TSV .
B. EQUIVALENT CIRCUIT MODEL OF ON-INTERPOSER INTERCONNECTS
In the previous study [8] , an equivalent circuit model of differential on-interposer interconnects has been established, with the impedance extracted using partial element equivalent circuit (PEEC) method. And the proposed model was verified against the HFSS simulation up to 100 GHz. Fig. 4(a) shows the equivalent circuit model of the differential on-interposer interconnects, where the inductance and AC resistance are omitted for simplicity. In the figure, R int represents the DC resistance of the on-interposer interconnects, which can be calculated as
where ρ int is the resistivity of the conductor. The coupling capacitances in odd-mode and even-mode (C odd and C even ) can be extracted by the conformal mapping technique [26] . Then, the signal-signal and signal-ground coupling capacitances can be calculated using the Veyers-Fouad Hanna approximation [8] ,
C sg = C even (11)
As described earlier, an IMD layer needs to be fabricated between interconnects and silicon substrate. The corresponding IMD capacitance C IMD can be calculated based on conformal mapping technique [27] ,
where K (·) is the complete elliptic integral of the first kind, and the coefficients k and k can be expressed as
The silicon capacitance C Si and the conductance G Si between the interconnects and the silicon substrate can be calculated as [28] 
where the effective permittivity ε Si,eff , the effective conductivity σ Si,eff , and the effective thickness h eff are obtained by
Generally speaking, in comparison with the admittance, the impedance of on-chip interconnects has less impact on the performance at relatively low frequencies, and can be neglected [14] , [15] . Therefore, a simplified odd-mode half circuit model of on-interposer differential interconnects can be obtained by replacing an equipotential surface with a ground plane, as shown in Fig. 4(b) . Herein, the total coupling capacitance C c equals to Fig . 5 shows the differential insertion loss of differential on-interposer interconnects obtained by the simplified model and the HFSS simulation. Good agreements can be observed between these results, and some observations can be drawn as follows: 1) With increasing w int , the coupling capacitance C c increases on account of the decreasing separation between each two interconnects, whereas C IMD increases due to augmentation of the metal plate areas according to (12) . Therefore, the differential insertion loss increases as shown in Fig. 5(a) . 2) Fig. 5(b) shows that the differential insertion loss decreases with the increased t IMD . This is mainly caused by the reduction of C IMD according (10). 3) It can be observed from Fig. 5(b) that the differential insertion loss increases on account of the augmentation of all CG parameters which are proportional to l int .
C. EQUIVALENT CIRCUIT MODEL OF WHOLE DIFFERENTIAL STRUCTURE
The simplified odd-mode circuit model of an integrated differential transmission structure can be obtained by combining the circuit models of GSSG type TSVs and differential on-interposer interconnects, as shown in Fig. 6 . The coupling between TSVs and on-interposer interconnects is neglected. The parameters of each electrical component can be exacted as explained in the preceding subsections. Fig . 7 shows the differential insertion loss of the whole structure with various interconnect width w int , height of the silicon substrate h sub , interconnects length l int , and silicon conductivity σ Si . It is evident that the differential insertion loss exacted from the simplified model agrees well with that of the HFSS simulation up to 20 GHz. Some observations can be drawn as follows: 1) With an augmented w int (as well as d TSV ), the differential insertion loss increases as shown in Fig. 7(a) . This is because a stronger coupling is caused by the narrower separation between each two channels. In other words, the increased G Si,TSV , C Si,TSV and C c (according to (5) , (6) , and (20)) cause this phenomenon. 2) Fig. 7(b) illustrates that the differential insertion loss increases with a larger h sub . This is because stronger current leakage is caused by the increases of C ox , C Si,TSV and G Si,TSV , due to larger TSV height h TSV . 3) Fig. 7 (c) reveals that the differential insertion loss increases as l int augments. This is mainly caused by the increases of C IMD , C Si , and G Si , which are in direct proportion to l int . 4) With augmented σ Si , the differential insertion loss increases, as shown in Fig. 7(d) . This is because stronger current leakage is caused by the augmentation of G Si,TSV and G Si , which are in direct proportion to σ Si according to (6) and (16).
In summary, the proposed simplified models can accurately predict the differential insertion loss of three types of differential transmission channel up to 20 GHz. As the circuit components of simplified models are frequency-independent, the related system transfer functions are straightforward and thus have a significant benefit for the design of passive equalizers, which will be as discussed in Section III.
III. DESIGN METHOD OF PASSIVE EQUALIZER
A design method of passive equalizer will be carried out in this section based on the inherent transmission property of differential channels in 3-D ICs. The passive equalizer acts as a high-pass filter to render the overall response as flat as possible, thereby mitigating the ISI and enhancing the quality of eye diagram [14] , [17] . The RL type equalizer is herein chosen since it can be realized by a square coil-shaped shunt metal line [17] . The RL parameters of the equalizer are obtained based on the system transfer function and optimized by using the time-domain ISI cancellation technique [18] . In the view of the real-world applications of 3-D ICs, the physical structure of the RL equalizer for the whole differential transmission structure is designed using a genetic algorithm based multi-objective optimization method. Fig. 8 illustrates the odd-model half circuit model of the GSSG type TSVs with a serial RL equalizer, and the corresponding system transfer function can be expressed as
A. PASSIVE EQUALIZER FOR GSSG TYPE TSVs
where s denotes the complex frequency, and a 1 and b 1 are two polynomial functions of s that can be expressed as
It is worth noting that the cubic-term of a 1 could be neglected, as the cubic-term coefficient (i.e., C Si C ox ) is nearly 14 orders of magnitude smaller than that of the quadratic-term (i.e., C ox G Si + C ox C Si R eq /L eq ). Therefore, the polynomial terms with s in (21) can be eliminated when In other words, the correlation between the system transfer function and the complex frequency is nearly non-significant when the RL parameters of the equalizer are set as Fig. 9 shows the simulated differential insertion loss of the GSSG type TSVs with configuration parameters listed in Table 1 . The RL equalizer acts as a high-pass filter and compensates the loss effect of GSSG type TSVs. The compensated S dd21 is flat in the frequency region from DC to 1 GHz but has a small discrepancy from the ideally flat response. That is because the RL equalizer parameters are derived based on the simplified circuit model and also the cubic-term of the system transfer function in (21) is neglected. When the frequency rises up to 1 GHz, the cubicterm of a 1 is nearly the same order of magnitude as the quadratic-term. Despite the imperfection of the RL equalizer, the eye-diagram which signifies the transmission quality of high-speed digital signal still has an improvement.
The transient simulations are performed in advanced design system (ADS) to obtain the eye diagram. The input signal source is a time-domain pseudo-random bit sequence (PRBS) of 2 8 − 1, with a 20 Gb/s data rate, 20 ps rising/fall edge, 10 ns simulation time length, 0.01 ps step, and the voltage swing from −1 V to 1 V. Fig. 10 shows the eye diagram of the signal through the GSSG type TSVs with and without the RL equalizer. It can be seen that the eye-opening improves from 1.773 V to 1.850 V and the eye-width improves from 49 ps to 50 ps. Moreover, the peak to peak timing jitter (Jitter PP) is reduced from 1 ps to 0.05 ps. The improvement is relatively slight because the TSV itself with the geometry parameters in Table 1 is a low-loss transmission channel, as shown in Fig. 9 , and the eye diagram of the TSV channel without the RL equalizer has a relatively high quality in Fig. 10(a) . However, there are generally several numbers of stacked dies in the real-world 3-D ICs system applications. As the number of stacked dies increases, the loss effects of the GSSG type TSVs become significant and the eye diagrams appear inferior in quality. Fig. 11 shows the simulated differential insertion loss of ten-stacked GSSG type TSVs. In the simulation, the full circuit model in Fig. 2(a) is cascaded ten times and connected with the corresponding RL equalizer designed by (25) and (26) . It is evident that there is a relatively significant loss effect when the frequency increases. The compensated S dd21 is nearly flat in the frequency region from DC to 5 GHz and has the same tendency as that of the original GSSG type TSVs beyond 5 GHz.
An inevitable DC attenuation that reduces the signal voltage swing is caused by the RL equalizer as shown in Fig. 9 and Fig. 11 . The DC drop augments as the number of stacked dies increases, and can be found from the low-frequency limit of the differential insertion loss [14] (27) where N is the number of stacked dies. Taking the ten-stacked GSSG type TSVs as an example, the calculated DC S dd21 equals to −5.189 dB, which is matched well with Fig. 11 . Fig. 12 depicts the eye diagrams of the signal through the ten-stacked GSSG type TSVs with and without the RL equalizer. There is a huge improvement of the eye-opening and eye-width when the RL equalizer is applied. It is evident that the eye-opening has a 74.6% improvement from 0.634 V to 1.107 V and the eye-width has a 33.1% improvement from 37 ps to 49.25 ps. In addition, the Jitter PP is reduced from 14 ps to 0.75 ps. Therefore, the proposed RL equalizer is effective especially for a multi-stacked GSSG type TSVs transmission channel. Fig. 13 illustrates the odd-model half circuit model of differential on-interposer interconnects with a serial RL equalizer, and the corresponding system transfer function can be expressed as where the polynomial functions a 2 and b 2 are given as
B. PASSIVE EQUALIZER FOR ON-INTERPOSER INTERCONNECTS
By using the same frequency domain-based method discussed in the preceding subsection, the RL parameters of the passive equalizer can be obtained as The on-interposer interconnects with 5 mm length and other parameters listed in Table 1 are herein used in the design example. Fig. 14 shows the simulated differential insertion loss of the differential on-interposer interconnects. In the simulation, the full circuit model in Fig. 3(a) is connected with the corresponding RL equalizer specified by (31) and (32) in parallel. It can be found that the compensated S dd21 is nearly flat in the frequency region from DC to 5 GHz, but a severe overcompensation phenomenon appears. As shown in Fig. 14 , the overcompensation causes an excessive DC attenuation in the transmission channel and damages the quality of the differential transmission signal, thereby leading to a worse eye diagram. Fig. 15 shows eye diagrams of the signal passing through the differential on-interposer interconnects with and without the RL equalizer. The deterioration of eye diagram is significant: the eye-opening declines from 1.155 V to 0.508 V although the eye-width increases from 47.25 ps to 50 ps. The reason of this phenomena is that the on-interposer interconnect is a relative low-loss transmission channel and the DC drop with RL equalizer is determined by [14] 
With a relatively low value of G Si , the calculated DC S dd21 (i.e., −11.20 dB) is far less than the that of original on-interposer interconnects at 20 GHz (i.e., −5.22 dB), as shown in Fig. 14 . In order to settle the matter of overcompensation, the proposed RL equalizer is improved by using the optimization method based on the time-domain ISI cancellation technique proposed in [18] . ISI, a form of a signal distortion, is the interference between digital signals where the current bit distorts the subsequent and pervious bits. It can be extracted using the peak distortion analysis (PDA), which is based on the single pulse response of transmission channel [32] .
For the differential on-interposer interconnects, the timedomain single-bit response y (t) can be obtained by the electrical circuit models in Fig. 4 and Fig. 13 . Herein, the transient simulation is employed with a 20 Gb/s impulse voltage source whose amplitude is from 0 V to 1 V with both the rising and falling times of 20 ps. The corresponding output single-bit response can be obtained by
where ω is the angular frequency, P(ω) is the frequencydomain response of the impulse voltage source, and H int (ω) can be calculated by (28) . Assuming that y (t) has the maximum at t = 0, the positive and negative ISIs can be calculated using the following equation [18] :
where n pre and n post are integers of the pre-and post-cursor, and the single-bit period T , which equals to 0.05 ns, is the inverse of digital bit rate 20 Gb/s. Therefore, the total ISIs (ISI sum ) and the worst case eye-opening y EO can be obtained. In order to cancel ISI sum , a recursive process is employed by enforcing the DC response of another equalizer H eq (ω) that equals to y (0)/P (0) [18] . Herein, the transfer function of the RL equalizer is calculated by omitting the circuit of the on-interposer interconnects in Fig. 13 :
The recursive process starts with an initial condition that R eq equals to Z odd , and the initial single-bit response y (t) is imported into MATLAB. The optimized value of L eq is determined by sweeping from 0.1 nH to 10 nH with a 0.1 nH step when y EO reaches the maximum in each recursion. The overall optimization flow is depicted in Fig. 16 . The recursive process finished if the obtained ISI sum reaches the target amount ISI target , which is set as one third of the original ISI. The optimized RL parameters are 44.5 and 1.1 nH, respectively. Fig. 17 shows the time-domain single-bit response and the differential insertion loss of the on-interposer interconnects by using the equalizer optimization method. The simulated S dd21 is flattened by the RL equalizer up to 10 GHz (i.e., the Nyquist frequency of the data rate of 20 Gb/s). Due to the DC power consumption caused by the passive equalizer, a 0.26 V decline of the peak voltage occurs in Fig. 17(a) . In the perspective of frequency domain, the DC S dd21 decreases from 0 dB to −3.89 dB, as shown in Fig. 17(b) . Therefore, the overcompensation phenomenon in Fig. 14 is eliminated successfully with a suitable DC drop, which is contributed by the optimized R. Fig. 18 shows the simulated eye diagram of signal through on-interposer interconnects with the optimized equalizer. There is an obvious improvement of the quality of eye diagram compared with Fig. 15(a) . The eye-opening enlarges from 1.155 V to 1.276 V and the eye-width increases from 47.25 ps to 50 ps. More importantly, the Jitter PP reduces from 2.75 ps to 0.5 ps by applying the proposed equalizer.
C. PASSIVE EQUALIZER FOR DIFFERENTIAL TRANSMISSION STRUCTURE
The differential transmission structure, consisting of both the GSSG type TSVs and on-interposer interconnects, is commonly used in the real-world applications of 3-D IC. The odd-model half circuit model of the differential transmission structure with the RL equalizer is depicted in Fig. 19 , and the corresponding system transfer function can be expressed as
where
It is worth noting that H (s) is more complicated than H TSV (s) and H int (s), thereby leading to a pair of sophisticated polynomial functions a 3 and b 3 . It is difficult to derive the RL parameters using the frequency item elimination method presented in subsection III-A. Hence, the RL parameters for the whole differential transmission structure are directly obtained by the time-domain ISI cancellation technique.
The time-domain single-bit response y (t) is obtained by the simplified odd-mode half circuit model shown in Fig. 19 . Then, the optimization flow depicted in Fig. 16 is carried out and the obtained R and L parameters equal to 43.93 and 1.6 nH, respectively. with the RL equalizer. It can be observed that the peak-topeak voltage decreases from 0.82 V to 0.65 V because of the DC power consumption caused by the passive equalizer. Moreover, the simulated eye diagrams of the whole structure without and with the RL equalizer are shown in Fig. 21 . Even though there is an inevitable voltage decline, the quality of eye diagram has an obvious improvement, as shown in Fig. 21(b) . Specifically, the eye-opening enlarges from 0.799 V to 1.092 V, the eye-width increases from 42.75 ps to 49 ps, and the Jitter PP is suppressed from 7.25 ps to 1 ps.
FIGURE 21.
Comparisons of the eye diagrams of signal through the differential transmission structure (a) without and (b) with equalizer.
In the real-world applications of 3-D IC, the whole differential transmission structures are commonly used. Therefore, it is necessary to implement the physical structure design of the RL equalizer. Fig. 22 shows the top cross-sectional view of the whole transmission channel with the RL equalizer. With a similar structure depicted in [4] and [17] , the proposed RL equalizer is constituted by a pair of symmetric square coil-shaped metal lines, which are located on a metal layer above the metal layer where the on-interposer interconnects are manufactured. And the compact size of RL equalizer can be designed by using the narrow metal width and gap space, thereby enhancing the amount of parasitic inductance [4] .
Form the rapid design perspective, the parasitic resistance of the RL equalizer is approximately calculated by DC resistance [4] : where ρ Cu , w coil , and t coil are the resistivity, width, and thickness of the RL equalizer, respectively. The total length l coil of the square coil-shaped structure can be calculated by
where D in is the inner diameter, n is the number of turns, N i is the integer part of n, and s coil is the space between the metal lines of the coil-shaped structure.
To enhance the calculating efficiency, Snezana Jenei formula is used to calculate the low-frequency inductance of the square coil-shaped structure [29] , [32] . The total inductance mainly consists of three parts: self-inductance L self , negative mutual inductance L neg , and positive mutual inductance L pos . Herein, L self of the square coil-shaped structure can be expressed as [32] and [33] :
where l av is the average length of the square coil-shaped structure, which is specified as
The negative mutual-inductance, which is caused by the antiparallel segments, can be expressed as
The positive mutual-inductance, which is due to the interactions among the parallel segments on the same side of a square, can be calculated by
where d av indicates the average distance for the constituting factor of L pos , which is specified as VOLUME 6, 2018 Finally, the total inductance of the RL equalizer can be calculated as [29] and [34] 
In order to achieve the target RL parameters, the appropriate physical parameters should be determined. Without loss of generality, the thickness of the RL equalizer is set as 0.5µm, and the value of s coil is set as the same as w coil . Therefore, the problem formulation can be written as
The relation between the cost function and the variables in (50) can be regarded as a dual-objective optimization problem. It can be solved using a genetic algorithm based multi-objective optimization method [35] . The obtained structural parameters of the RL equalizer are summarized in TABLE 2. Moreover, the RL equalizer is simulated by HFSS to verify the accuracy of the closed-form function, and the RL parameters can be derived by the Y parameters as follows [30] , [31] :
The percentage errors of the calculated R and L parameters are, respectively, about 6% and 0.7% by comparison with the simulated results from the HFSS simulation. The differential insertion loss of the entire differential transmission structure without and with the RL equalizer is shown in Fig. 23 . Due to the time-domain DC consumption, the low-frequency S dd21 decreases from 0 dB to −3.91 dB. The RL equalizer acts as a high-pass filter and the compensated S dd21 is nearly flat in the frequency region from DC to 4 GHz. It is worth noting that a small discrepancy exists beyond 4 GHz between the results obtained by the circuit model and the HFSS simulation. That is mainly caused by: 1) Skin effects: this is caused by the metallic materials of the RL equalizer; the serial resistance R eq increases due to the skin effects, thereby leading to a decreasing S dd21 in 4 GHz. 2) Parasitic capacitance: there exists a parasitic capacitance between the RL equalizer and the silicon substrate, thereby leading to the decrease of the frequency response in the high-frequency range [4] . In summary, the flow chart of the equalizer design method for differential channels in TSV-based 3-D ICs is presented in Fig. 24 . The proposed method starts with the initially tentative geometrical parameters of the differential transmission structure as inputs. Based on the simplified odd-mode half circuit model, the system transfer function H (s) could be expressed as a closed-form function such as (21) , (28) , and (38). In addition, the differential insertion loss S dd21 and the single-bit response y(t) could be derived. Then, the target RL parameters (R eq and L eq ) of the equalizer can be calculated based on the frequency-and time-domain responses. Finally, based on a set of closed-form functions, the geometrical parameters of the RL equalizer can be obtained by a multi-objective optimization method. The proposed design method is fast and effective since it is all based on the simplified models and the closed-form functions.
IV. CONCLUSION
A complete design method of the compact RL type passive equalizer for differential transmission channels in TSV-based 3-D ICs was introduced. Three simplified odd-mode half circuit models were proposed and validated for the GSSG type TSVs, on-interposer interconnects, and differential channels up to 20 GHz. The RL parameters of the equalizer for GSSG type TSVs can be straightly derived based on the system voltage transfer function, whereas the equalizer parameters for on-interposer interconnects and differential channels can be optimized by the time-domain ISI cancellation technique. Based on a set of closed-form functions, the geometrical parameters of the practical equalizer structures can be obtained by a genetic algorithm based multi-objective optimization method. Simulated results show that the compensated differential insertion losses for all the three types of transmission channels are flat in the frequency region from DC to several GHz. The eye heights for three types of transmission channels improve 74.6%, 10.5%, and 36.8%, respectively, whereas their eye widths enlarge 24.9%, 5.82%, and 14.6%, respectively. More importantly, the jitter PP can be effectively reduced by applying the proposed RL equalizers. held 35 patents. His current research interests include integrated circuit and microelectromechanical system design and simulation, computational electromagnetics, electronic design automation, and wavelet applications in engineering. 
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